A Time Driven Adder Generator Architecture
نویسنده
چکیده
This paper presents the design and implementation of a time driven adder generator architecture. There exists a large variety of adders designed to satisfy different computation requirements, in particular we list the Carry Look Ahead (CLA) adder, the skip adder, the ripple adder, the carry select adder (CSA), etc. These different architectures will offer different delays and it is up to the user to chose among them. The design we present here allows the parametrization of the architecture to fit ones design constraints. From the word length and the wanted delay the generator outputs a suitable architecture.
منابع مشابه
On the implementation of an efficient performance driven generator for conditional-sum-adders
We present data structures and an eecient algorithm realizing eecient performance driven generation of integer adders. The generator is parameterized in n, the operands' bitlength, and tn, the delay of the addition. It outputs an area minimal n-bit adder of the conditional-sum type with delay tn, if such a circuit exists.
متن کاملTO APPEAR IN : IEEE TRANSACTIONS ON CAD / ICAS 1 On the Generation of Area - Time OptimalTestable
| We present a performance driven generator for integer adders which has the following interesting feature: The generator is parametrized in the operands' bitlength n, the delay of the addition tn and the fault model FM. FM may in particular be chosen as the classical stuck-at fault model, the cellular fault model or the robust path delay fault model. The output of the generator is a performanc...
متن کاملRobust Controller Design for IG Driven by Variable-Speed in WECS Using μ-Synthesis
This paper presents robust controller design for a wind-driven induction generator system using structured singular value ( -synthesis) method. The controller was designed for a static synchronous compensator (STATCOM) and a variable blade pitch angle in a wind energy conversion system (WECS) in order to achieve the required voltage and mechanical power control. The results indicated that this ...
متن کاملDesign of Synchronous Section-Carry Based Carry Lookahead Adders with Improved Figure of Merit
The section-carry based carry lookahead adder (SCBCLA) architecture was proposed as an efficient alternative to the conventional carry lookahead adder (CCLA) architecture for the physical implementation of computer arithmetic. In previous related works, self-timed SCBCLA architectures and synchronous SCBCLA architectures were realized using standard cells and FPGAs. In this work, we deal with i...
متن کاملStudy of Power-Delay Characteristics of a Mixed-Logic-Style Novel Adder Circuit at 90nm Gate Length
This paper discusses a rail to rail swing, mixed logic style 1-bit 28-transistor (28T) full-adder, based on a novel architecture. The performance metrics: power, delay, and power delay product (PDP) of the proposed 1-bit adder is compared with other two high performance 1-bit adder architectures reported, till date. The proposed 1-bit adder has a 50% improvement in delay, and 49% improvement in...
متن کامل